WHAT IS CLAIMED IS:

| 1 | 1. A method of forming a simultaneous operation dual-bank flash |
|---------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|
| 2 | memory device, said method comprising the steps of: |
| 3 | providing a plurality of flash memory arrays; |
| 4 | providing row and column decoders for each flash memory array; and |
| 5 | partitioning the plurality of flash memory arrays into a first memory bank and |
| 6 | a second memory bank by coupling first bank row and column address lines between first |
| 7 | bank row and column pre-decoders and the row and column decoders associated with the first |
| 8 | memory bank, and by coupling second bank row and column address lines between second |
| 9 | bank row and column pre-decoders and the row and column decoders associated with the |
| Io | second memory bank. |
| 10 10 10 10 10 10 10 10 10 10 10 10 10 1 | 2. A method of forming a dual-bank flash memory device, said method |
| 1 2 | comprising the steps of: |
| 1 3 | providing a plurality of flash memory arrays, each memory array having |
| 4 | associated row and column address decoders; and |
| 5 mg 6 | partitioning the flash memory arrays into a first memory bank and a second |
| 16 | memory bank by: |
| 11 11 12 | forming first bank pre-decoded column address lines and coupling |
| 8 | them between a first bank column address pre-decoder and the column address |
| 9 | decoders associated with the first bank, |
| 10 | forming second bank pre-decoded column address lines and coupling |
| 11 | them between a second bank column address pre-decoder and the column address |
| 12 | decoders associated with the second bank, |
| 13 | forming first bank pre-decoded row address lines and coupling them |
| 14 | between a first bank row address pre-decoder and the row address decoders associated |
| 15 | with the first bank, and |
| 16 | forming second bank pre-decoded row address lines and coupling them |
| 17 | between a second bank row address pre-decoder and the row address decoders |
| 18 | associated with the second bank. |
| 1 | 3. The method of claim 2, wherein the sizes of the first and second |
| 2 | memory banks are variable, depending upon selection from and application of one a plurality |
| 3 | of preformed metal masks used to perform the step of partitioning. |

1

2

3

4 5 9.

during a process used to fabricate the device.

bank architecture, comprising: a plurality of memory arrays capable of being partitioned into

a first memory bank and a second memory bank, the partitioning of arrays within the first and

second memory banks determined by how pre-decoded row and address lines are formed

A simultaneous operation flash memory device having a flexible dual-

| .1 | 10. A method of forming a s |
|-----------------|-------------------------------------------------|
| 2 | having a flexible memory bank partition, said n |
| 3 | providing a plurality of flash me |
| 4 | associated row and column address decoders; a |
| 5 | partitioning the plurality of flash |
| 6 | a second memory bank by: |
| 7 | coupling first bank row a |
| 8 | row and column pre-decoders and the ro |
| 9 | first memory bank and |
| 10 | coupling second bank ro |
| 1 | bank row and column pre-decoders and |
| 12 | the second memory bank, |
| 12 13 14 | wherein the step of partitioning |
| 14 | preformed metal masks, said plurality of metal |
| 15 | variances in pre-decoded address line patterns. |
| 8 544 544 | |
| W Fi | |
| i. | |
| | |

| 10. A method of forming a simultaneous operation flash memory device |
|--------------------------------------------------------------------------------------------|
| having a flexible memory bank partition, said method comprising the steps of: |
| providing a plurality of flash memory arrays, each memory array having |
| associated row and column address decoders; and |
| partitioning the plurality of flash memory arrays into a first memory bank and |
| a second memory bank by: |
| coupling first bank row and column address lines between first bank |
| row and column pre-decoders and the row and column decoders associated with the |
| first memory bank and |
| coupling second bank row and column address lines between second |
| bank row and column pre-decoders and the row and column decoders associated with |
| the second memory bank, |
| wherein the step of partitioning is performed by selecting from a plurality of |
| preformed metal masks, said plurality of metal masks being distinguished from one other by |